Return to Article Details Memory Circuit Design in Quaternary Logic Download Download PDF