1.
Comparative Study and Analysis of Universal Gates for Minimizing Power and Delay using Lector Technique. IJARCS [Internet]. 2017 Jan. 13 [cited 2026 Feb. 22];5(5):29-33. Available from: https://www.ijarcs.info/index.php/Ijarcs/article/view/2148