“Comparative Study and Analysis of Universal Gates for Minimizing Power and Delay Using Lector Technique”. International Journal of Advanced Research in Computer Science 5, no. 5 (January 13, 2017): 29–33. Accessed February 22, 2026. https://www.ijarcs.info/index.php/Ijarcs/article/view/2148.