“Comparative Study and Analysis of Universal Gates for Minimizing Power and Delay using Lector Technique” (2017) International Journal of Advanced Research in Computer Science, 5(5), pp. 29–33. doi:10.26483/ijarcs.v5i5.2148.