[1]
2017. Comparative Study and Analysis of Universal Gates for Minimizing Power and Delay using Lector Technique. International Journal of Advanced Research in Computer Science. 5, 5 (Jan. 2017), 29–33. DOI:https://doi.org/10.26483/ijarcs.v5i5.2148.