PERFORMANCE ENHANCEMENT IN GRID SYSTEM

Main Article Content

Anupama singh Yadav
Dr. Mohammad Haroon

Abstract

In this paper, we use enterprise grid computing environment and making try to increase the performance of the system. Performance of the system does not follow only one parameter so here we take multiple parameters for increasing the performance of the system. Here we take multiple parameters and fuzzy logic-based algorithm for improving the performance

 

 

Downloads

Download data is not yet available.

Article Details

Section
Articles

References

. Mohammad Haroon, Mohammad Husain,†Analysis of a Dynamic Load Balancing in Multiprocessor Systemâ€, International Journal of Computer Science engineering and Information Technology Research, Volume 3,march 2013.

Mohd Haroon, Mohd Husain, Manish Madhav Tripathi,

Tameem Ahmad, Vandana Kumari, “Server Controlled Mobile Agentâ€, International Journal of Computer

Applications (0975-8887), Volume 11,Issue4Pages13-16.

Mohammad Haroon, Mohammad Husain,â€Different Types of Systems Model For Dynamic Load Balancingâ€, IJERT, Volume 2, Issue 3, 2013.

Abdul Muttalib Khan, Mohd. Haroon Khan, Dr. Shish

Ahmad,†Security In Cloud By Diffie Hellman Protocolâ€,International Journal Of Engineering And Innovative Technology(IJEIT), Volume 4 , Issue 5 , November 2014

Ching-Long et al.Cache design Trade-offs for power and performance optimization.

H.Dybdahlet al. 2005. Destructive read in embedded DRAM impact on power consumption. Journal of embedded computing.

Norman P. Jouppi. 1990. Improving direct mapped cache performance by the addition of a small fully associative cache and prefetch buffers.

Bradford M. Beckmann and David A. wood. 2004. Managing wire delay in large chip multiprocessor caches. In International symposium of Micro architecture.

C.L. Hwang, T. Kirihataet al. 2002. A 2.9ns random Access cycle embedded DRAM with a destructive read Architecture. In IEEE symposium.

G.Kirsch. 2003. Parallel and distributed processing.

On International symposium.

Krisztianflaunter, nam sung Kim et al. 2002. Drowsy caches: simple techniques for reducing leakage power. International symposium on computer Architecture.