Redundancy for Fault Tolerance Algorithm in FPGA Architecture for Reliability with a BIST Approach
Main Article Content
Abstract
In recent years the application space of reconfigurable devices has grown to include many platforms with a strong need for fault
tolerance. The decreasing feature sizes resulting from the improvement in the fabrication techniques has resulted in chips with very high device
count. Redundancy based hardening techniques are applied at the pre-synthesis or synthesis level. To provide solutions for increasing the faulttolerance
capabilities with algorithms able to reduce sensitive configuration memory bits of FPGAs we use BIST method. If nano-technology
fabrication are applied the yield may go down to zero as avoiding defect during fabrication will not be a feasible option Hence, feature
architecture have to be defect tolerant. We presented a new approach for testing FPGA’s by utilizing their reprogrammability. It gives solution in
which configuration bit-stream of FPGA is modified by a hardware controller with BIST that is present on the chip itself.
Â
Â
Keywords: Redundancy, Fault Tolerance, FPGA, Altera, BIST, Defect.
Downloads
Article Details
COPYRIGHT
Submission of a manuscript implies: that the work described has not been published before, that it is not under consideration for publication elsewhere; that if and when the manuscript is accepted for publication, the authors agree to automatic transfer of the copyright to the publisher.
Authors who publish with this journal agree to the following terms:
- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work
- The journal allows the author(s) to retain publishing rights without restrictions.
- The journal allows the author(s) to hold the copyright without restrictions.