Recovery of TSV Based 3D IC

Sudeep Ghosh, Mandira Banik, Tridib Chakraborty

Abstract


: In recent years Through-silicon-via (TSV) based 3D integrated circuit (3D IC) has emerged as an important research area. But due to some manufacturing defects there may have some defected TSVs. To solve this problem it is needed to replace faulty TSVs by redundant TSVs. Allocation of redundant TSVs to a group of functional TSVs is an attracting solution to recover TSVs faults. In this paper we have addressed an approach to allocate redundant TSVs to a group of functional TSVs and to replace defected functional TSVs by the redundant TSV

Keywords


Recovery, Redundant TSVs, Multiple dependencies

Full Text:

PDF

References


. R. Weerasekera et al, “Extending Systems-on chip to the Third Dimension: Performance,Cost and Technological Tradeoffs,” in Int. Conference on Computer-Aided design, pp.212-219, 2007.

. H. Chen, J.-Y. Shih, S.-W. Li, H.-C. Lin, M.-J. Wang, and C.-N.Peng., “Electrical tests for three-dimensional ics (3dics) with tsvs,” in Proc. of 3D Test Workshop Informal Digest, 2010.

. Yi Zhao, Saqib Khursheed, Bashir M. Al-Hashimi, “Cost-Effective TSV Grouping for Yield mprovement of 3D-ICs”, in Proc. Asian Test Symposium, pp: 201-206, 2011.

. Ang-Chih Hsieh, TingTing Hwang, Ming-Tung Chang, Chih-Mou Tseng and Hung-Chun Li, “TSV Redundancy: Architecture and Design Issues in 3D IC”, in Proc. DATE, pp: 166-171, 2010.

. Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri and Hafizur Rahaman,“Repairing of Faulty TSVs using Available Number of Multiplexers in 3D ICs”, in Proc. Of ASQED, pp 155-160, 2013.

. U. Kang, et al. 8 Gb 3-D DDR3 DRAM using through-silicon-via technology. IEEE Journal of Solid-State Circuits, 45(1):111–119, Jan.2010.A.C.

. Hsieh, et al. TSV redundancy: Architecture and design issues in 3D IC. In Proc. Design, Automation, and Test in Europe Conf. Exhibition,pp. 166–171, 2010.

. Li Jiang, Qiang Xu, and Bill Eklow : On Effective TSV Repair for 3D-Stacked ICs. Design and Automated test in Europe ,2012.

. I. Loi, et al. A low-overhead fault tolerance scheme for TSV-based 3D network on chip links. In Proc. Int’l Conf. on Computer-Aided Design,pp. 598–602, 2008.

. Surajit Kumar Roy, Kaustav Roy, Chandan Giri and Hafizur Rahaman : Recovery of Faulty TSVs in 3D ICs, 16th Int'l Symposium on Quality Electronic Design, pp 533-536,2015.F.

. Ye and Krishnendu Chakrabarty “TSV Open Defects in 3D Integrated Circuits: Characterization, Test and OptimalSpare Allcation”, in Proc. DAC, pp: 1024-1030,2012.

. Jing Xie, Yu Wang and Yuan Xie, “Yield-Aware Time-Efficient Testing and Self-fixing Design For TSV-Based 3D ICs” in Proc.Asia and South Pacific Design Automation Conference (ASPDAC),pp: 738 - 743, 2012.

. M. Kawano, et al. A 3D packaging technology for 4 Gbit stacked DRAM with 3 Gbps data transfer. In IEEE Int’l Electron Devices Meeting, pp.1–4, 2006.

. T. Zhang, et al. A customized design of DRAM controller for on-chip 3D DRAM stacking. In Proc. IEEE Conf. on Custom Integrated Circuits, pp. 1–4.




DOI: https://doi.org/10.26483/ijarcs.v8i5.3232

Refbacks

  • There are currently no refbacks.


Bookmark and Share


Copyright (c) 2017 International Journal of Advanced Research in Computer Science