Low Power and Area Efficient 2C Multiply-Accumulate Unit and Its Application to a DTMAC Unit

Main Article Content

Vimal Raj. V V
C.S Manikandababu


we propose a low power and area efficient two-cycle multiply-accumulate (2C-MAC) architecture which supports 2’s complement numbers, and includes accumulation guard bits and saturation circuitry. The first MAC pipeline stage contains only partial-product circuitry which is for generating partial product. And the second stage consists of sign-extension block, saturation unit and all other functionality. Proposed architecture does not need any additional cycles to generate the final result. It efficiently produces the addition of the accumulated value and the product in each cycle. And extend the new architecture to create a double throughput MAC, which can perform either multiply or multiply-accumulate operations.

Keywords—Arithmetic circuits, area efficient, low power, high speed adders, multiply-accumulate unit.


Download data is not yet available.

Article Details